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Abstract
Within wireless communication systems, low noise amplifiers are critical for the
performance of receivers. They are primarily responsible for providing enough gain while adding
little noise to overcome the noise of the subsequent stages. The LNA presented here is part of a
battery-powered transceiver meant to measure crop nutrient data and relay the information.
Therefore, power consumption and area become import considerations. To design for a specific
power level, a power-constrained noise optimization method is used. The method sizes the
amplifying transistor for a fixed source impedance, power dissipation, technology, and operating
frequency.
The chosen topology is the cascode stage with inductive source degeneration. This allows
for an input impedance match without much added thermal noise. For area considerations, all
inductors were made internal. The LNA was fabricated in a 130 nm SiGe BiCMOS8HP
technology from GLOBALFOUNDRIES. Designing the amplifier for operation at 433 MHz
produced a 12 dB gain, 4.9 dB noise figure, 6.3 mW power consumption, -5 dBm input referred
1 dB compression point, and unconditional stability.
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CHAPTER 1 – INTRODUCTION
The field of RF communications has grown tremendously over the past few decades. This
growth is only expected to continue as more systems take advantage of what wireless
communication has to offer. Many applications are already using wireless technology with
demand for increased performance. This includes things such as home applications, vehicles,
GPS tracking devices, medical equipment, etc.
The main reason for the wide use and availability comes from the integration capabilities
in existence. By scaling down, the device’s performance metrics tend to increase. Such metrics
include power consumption, area, speed, and of course cost. This allows for new applications to
take advantage of wireless technology and combine it with existing IC technologies.
The work presented here deals with the fact that wireless signals can be quite weak,
therefore amplification that does not substantially degrade the signal to noise ratio is necessary.
The gain and noise present in the first stage of a receiver chain are largely responsible for the
system’s performance. This means, no matter the application, it’s likely a low noise amplifier
(LNA) will be needed at the front end of the receiver. What will be application dependent is how
important different aspects of the LNA are. For the work presented here, the end application is
part of a transceiver which is a circuit that can both transmit and receive. The transceiver, shown
in Fig. 1.1, is ultimately part of a battery-powered in-field crop nutrient sensor. For that reason,
the power consumption and size become important considerations when designing the LNA.
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Fig. 1.1 Transceiver block diagram
The challenge is balancing trade-offs and understanding which parameters can be
reasonably sacrificed. Two very important considerations are already gain and noise. Therefore a
design method that balances the two as well as takes into account power dissipation is needed.
The work presented begins with a description of noise; mainly, what noise is and how it is
characterized. Then, the aspects of impedance matching, gain, and power transfer are introduced.
Later several topologies are analyzed to determine which is the most robust in terms of noise and
power transfer at the input. Finally, the design method characterizes noise within a MOSFET to
find an expression that balances noise performance, gain, and power consumption. Other
important parameters such as stability and linearity are discussed in Chapter 6 when the
testbench and simulation results were used to tweak the component values.
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CHAPTER 2 – RELEVANT SOURCES OF NOISE
In electronics, noise is seen as an unwanted disturbance in an electrical signal. Essentially
it is everything but the actual desired signal. There are many different types of noise since the
sources they originate from vary significantly. Some can come from unnatural sources such as
the 60-Hz power line and others have a more fundamental nature to them. Some examples of
fundamental noise sources are thermal noise, shot noise, flicker noise, and popcorn noise. The
main one that will be discussed here is thermal noise since it is the dominating source in
MOSFETs.
2.1

Thermal Noise
Thermal noise was first reported by John B. Johnson as a random variation of potential

across the ends of a conductor [1]. This variation was described as the result of the random
motion of electric charges within the conductor caused by thermal agitation. The main findings
from his measurements revealed that the resistance and absolute temperature of the conductor
had a proportional effect on the mean-square potential fluctuation over the conductor. With the
help of colleague Harry Nyquist, the findings were also proved in a purely theoretical manner
with agreeable results [2]. The average thermal noise power in a resistor was shown to be
𝑃𝑁𝐴 = 𝑘𝑇Δ𝑓

(2.1)

where 𝑘 is Boltzmann’s constant, 𝑇 is the absolute temperature in kelvins, and Δ𝑓 is the
measurement bandwidth. It is called the available noise power since it is the maximum power
delivered to another resistor of equal value. By definition, it is the power delivered to another
resistor of equal value. If an open-circuit RMS noise voltage 𝑒𝑛 is generated by a resistor R, then
the power delivered to an equal resistor value can be equated to (2.1) as shown in (2.2).
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𝑒𝑛2
= 𝑃𝑁𝐴 = 𝑘𝑇Δ𝑓
4𝑅

(2.2)

An expression for the mean-square noise voltage generated by a conductor of resistance R and
temperature T can now be given as
𝑒𝑛2 = 4𝑘𝑇𝑅Δ𝑓

(2.3)

A Norton equivalent model can also be used to express the mean-square noise current as
𝑖𝑛2 =

𝑒𝑛2 4𝑘𝑇Δ𝑓
=
𝑅2
𝑅

(2.4)

Using a resistor, R, the noise voltage and current sources are modeled in Fig. 2.1 and Fig. 2.2,
respectively.

Fig. 2.2 Mean-square noise current model

Fig. 2.1 Mean-square noise voltage model

2.2

Thermal Noise in MOSFETs
Now that the thermal noise present in resistors has been expressed, the noise in field-

effect transistors (FETs) can be calculated. This is because FETs are essentially voltagecontrolled resistors. A detailed analysis arrived at the following expression for the mean-square
short-circuit noise current within the conducting channel [3].
4

2
𝑖𝑛𝑑
= 4𝑘𝑇𝛾𝑔𝑑0 Δ𝑓

(2.5)

This will be known as the drain current noise. Here, 𝑔𝑑0 is the drain to source
conductance with zero 𝑉𝐷𝑆 voltage. To account for a nonzero 𝑉𝐷𝑆 voltage, the parameter 𝛾 is
introduced. At zero 𝑉𝐷𝑆 the parameter has a value of one. For long channel devices, this value
decreases to 2/3 in the saturation region.
At high frequencies, another important source of noise can come from the coupling
formed between the gate and channel. This is a consequence of the thermal agitation of the
channel as well as a resistive gate material. The coupling results in a conductance 𝑔𝑔 that is
expressed as
𝑔𝑔 =

2
𝜔2 𝐶𝑔𝑠
5𝑔𝑑0

(2.6)

The conductance can be used to express the thermal gate noise current as
2 = 4𝑘𝑇𝛿𝑔 Δ𝑓
𝑖𝑛𝑔
𝑔

(2.7)

where 𝛿 is the gate noise coefficient. In long channel devices, the gate noise coefficient is given
as 4/3, which is double that of the drain noise coefficient [4]. When conservative estimates are
done, the gain and drain noise coefficients will be assumed to triple for the short channel case.
2.3

Classical Two-Port Noise Model
To simplify the LNA design it is important to understand the generic macroscopic model

of noise in two-ports. This helps understand the effect that the source impedance has on the noise
performance. Once this is established the circuit design may be targeted towards the best noise
performance.
To start with, consider a linear noisy two-port circuit shown in Fig. 2.1. The circuit is
driven by a noisy source with admittance 𝑌𝑠 and an equivalent shunt noise current 𝑖𝑠 . The circuit
5

can be replaced by Fig. 2.4, which shows an equivalent noiseless two-port circuit with noise
sources placed externally. The external noise sources are represented by a noise voltage 𝑒𝑛 in
series with the input voltage and a noise current 𝑖𝑛 in parallel with the input current.

Fig. 2.3 Noisy two-port circuit driven by a noisy source

Fig. 2.4 Equivalent noiseless two-port with external noise sources
A useful metric to establish the noise performance of a system is known as the noise
factor (F). It is defined in (2.8) as the ratio of total output noise power to the output noise due to
the input source.
𝐹=

𝑡𝑜𝑡𝑎𝑙 𝑜𝑢𝑡𝑝𝑢𝑡 𝑛𝑜𝑖𝑠𝑒 𝑝𝑜𝑤𝑒𝑟
𝑡𝑜𝑡𝑎𝑙 𝑜𝑢𝑡𝑝𝑢𝑡 𝑛𝑜𝑖𝑠𝑒 𝑝𝑜𝑤𝑒𝑟 𝑑𝑢𝑒 𝑡𝑜 𝑖𝑛𝑝𝑢𝑡 𝑠𝑜𝑢𝑟𝑐𝑒

(2.8)

Since only the behavior of the input and output ports are concerned, the effect that the source
admittance has on the noise performance can be quickly determined. Now the goal is two derive
a general expression for the minimum achievable noise factor given a source admittance.
To find the noise factor of Fig. 2.4, the individual noise powers at the output must be
divided by the noise power at the output due to the input. Since each of the power terms is
6

directly proportional to the individual mean-square noise current terms, they can be written in
terms of the mean-square noise currents. Also, since the proportionality constant is related to the
way the two-port circuit transforms the current at the input into power at the output, all the terms
will have the same constant [5]. Therefore the noise factor for Fig. 2.4 is given as
𝐹=

𝑖𝑠2 + |𝑖𝑛 + 𝑌𝑠 𝑒𝑛 |2

(2.9)

𝑖𝑠2

This assumes that the noise of the source and the two-port are uncorrelated but it does not
assume that the voltage and current noises of the two-port are uncorrelated with each other. This
may often be the case since they may originate from the same source. To take this into account,
the noise current, 𝑖𝑛 , can be separated into a correlated, 𝑖𝑐 , and an uncorrelated, 𝑖𝑢 , term between
𝑒𝑛 .
𝑖𝑛 = 𝑖𝑐 + 𝑖𝑢

(2.10)

The correlated term can be written in terms of the noise voltage and a correlation admittance as
such
𝑖𝑐 = 𝑌𝑐 𝑒𝑛

(2.11)

Where 𝑌𝑐 is the correlation admittance. Substituting (2.10) and (2.11) into (2.9) gives the
following noise factor:
𝐹=

=

𝑖𝑠2 + |𝑖𝑐 + 𝑖𝑢 + 𝑌𝑠 𝑒𝑛 |2
𝑖𝑠2

=

𝑖𝑠2 + |𝑖𝑢 + (𝑌𝑐 + 𝑌𝑠 )𝑒𝑛 |2
𝑖𝑠2

𝑖𝑠2 + |𝑖𝑢 + 𝑌𝑐 𝑒𝑛 + 𝑌𝑠 𝑒𝑛 |2

=1+

𝑖𝑠2
𝑖𝑢2 + |𝑌𝑐 + 𝑌𝑠 |2 𝑒𝑛2
𝑖𝑠2

Further substitution of (2.3) and (2.4) into (2.12) gives
𝐹 =1+

4𝑘𝑇𝐺𝑢 Δ𝑓 + |𝑌𝑐 + 𝑌𝑠 |2 4𝑘𝑇𝑅𝑛 Δ𝑓
4𝑘𝑇𝐺𝑠 Δ𝑓
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(2.12)

𝐺𝑢 + |𝑌𝑐 + 𝑌𝑠 |2 𝑅𝑛
= 1+
𝐺𝑠

(2.13)

where the current noise sources’ associated resistances, 𝑅 were placed as conductances 𝐺. Since
each source is at the same temperature and measured with the same bandwidth, the common
factor 4𝑘𝑇Δ𝑓 can be eliminated. Going further, each admittance, 𝑌, can be separated into a
conductance, 𝐺, and susceptance, 𝐵. The noise factor can now be expressed as
𝐹 =1+

𝐺𝑢 + [(𝐺𝑐 + 𝐺𝑠 )2 + (𝐵𝑐 + 𝐵𝑠 )2 ]𝑅𝑛
𝐺𝑠

(2.14)

It is now evident that the two-port’s noise factor can be obtained once its four noise parameters,
𝐺𝑢 , 𝐺𝑐 , 𝐵𝑐 , and 𝑅𝑛 , have been established.
The goal is now to identify the two-port parameters that would give the minimum noise
factor. First, since 𝐵𝑠 is only inside the parenthesis, setting its value to −𝐵𝑐 would be required to
give the minimum 𝐹. This gives the optimum source susceptance as
𝐵𝑠,𝑜𝑝𝑡 = −𝐵𝑐

(2.15)

To find the needed 𝐺𝑠 , the first derivative of (2.14) is taken with respect to 𝐺𝑠 when 𝐵𝑠 = −𝐵𝑐
and set equal to zero:
𝜕𝐹
𝜕(𝐺𝑢 𝐺𝑠−1 + (𝐺𝑐 + 𝐺𝑠 )2 𝑅𝑛 𝐺𝑠−1 )
=
𝜕𝐺𝑠
𝜕𝐺𝑠
𝐺𝑢 (𝐺𝑐 + 𝐺𝑠 )2 𝑅𝑛 2(𝐺𝑐 + 𝐺𝑠 )𝑅𝑛
=− 2−
+
𝐺𝑠
𝐺𝑠2
𝐺𝑠
𝐺𝑠,𝑜𝑝𝑡 = √

𝐺𝑢
+ 𝐺𝑐2
𝑅𝑛

Substituting (2.15) and (2.16) into (2.14) gives the minimum noise factor achievable:
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(2.16)

𝐹𝑚𝑖𝑛

= 1 + 2𝑅𝑛 √

2
𝐺𝑢 + (𝐺𝑐2 + 2𝐺𝑐 𝐺𝑜𝑝𝑡 + 𝐺𝑜𝑝𝑡
)𝑅𝑛
= 1+
𝐺𝑜𝑝𝑡

𝐺𝑢
𝐺𝑢
+ 𝐺𝑐2 + 2𝐺𝑐 𝑅𝑛 = 1 + 2𝑅𝑛 [√ + 𝐺𝑐2 + 𝐺𝑐 ]
𝑅𝑛
𝑅𝑛

(2.17)

In the case of a source admittance that is not the optimal one, the noise factor can be expressed in
terms of 𝐹𝑚𝑖𝑛 as
𝐹 = 𝐹𝑚𝑖𝑛 +

𝑅𝑛
2
2
[(𝐺𝑠 − 𝐺𝑠,𝑜𝑝𝑡 ) + (𝐵𝑠 − 𝐵𝑠,𝑜𝑝𝑡 ) ]
𝐺𝑠

(2.18)

It is clear from (2.18) that the noise factor is dependent on 𝑅𝑛 . It can be shown that
circuits with a large 𝑅𝑛 imply a low bias current. For the design of low noise amplifiers, this
means the conditions for better noise performance contradict those of better power performance.
Although they may end up close, it is evident that the conditions for the best noise performance
are not necessarily the same as those for the best power transfer. This will be a major area where
trade-offs will be necessary.
2.4

Importance of 1st Stage Noise Performance
To understand why so much emphasis is given to noise performance in the 1st stage of the

receiver it’s important to look at Friis’ formula expressed below [6].
𝐹𝑡𝑜𝑡 = 𝐹1 +

𝐹2 − 1 𝐹3 − 1
𝐹𝑚 − 1
+
+ ⋯+
𝐺𝐴1
𝐺𝐴1 𝐺𝐴2
𝐺𝐴1 𝐺𝐴2 … 𝐺𝐴(𝑚−1)

(2.19)

Here, 𝐹𝑡𝑜𝑡 is the total system noise factor, 𝐺𝐴𝑚 is the available power gain of the 𝑚𝑡ℎ stage, and
𝐹𝑚 is the noise factor of the individual 𝑚𝑡ℎ stage. It can be seen that the 1st stage has the most
significant effect on a system’s total noise factor. Even more so if its gain is high. For this
reason, emphasis on the first stage’s gain and noise factor may be all that is needed for the
overall noise factor.
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CHAPTER 3 – POWER TRANSFER AND PORT IMPEDANCE MATCHING

Fig. 3.1 Impedance matching to transform a circuit for maximum power transfer
Since in the microwave realm power quantities largely replace discussion of voltage or
current quantities, impedance matching becomes important. The concept of impedance matching
is illustrated in Fig. 3.1. In AC circuit theory, maximum power transfer is obtained when the load
impedance, 𝑍𝐿 is the complex conjugate of the source impedance 𝑍𝑆 . This happens when the
inductive reactance, 𝑋𝑆 , and capacitive reactance, 𝑋𝐿 , cancel each other and when 𝑅𝑆 is equal to
𝑅𝐿 . This only occurs when the frequency is at the resonant frequency of

1
√𝐿𝐶

. At other

frequencies, the voltage is attenuated when it arrives at the load. In other words, power is
reflected towards the source [7]. Knowing that impedance matching affects how well power is
transferred, it is useful to model circuits in terms of parameters that can be obtained through
power measurements. One such set of parameters is called the scattering parameters, or Sparameters.
3.1

S-Parameters
S-parameters are used to describe the way RF energy moves through a multiport network.

More specifically, they describe the response to signals incident to any or all ports. By only
needing the behavior at the input and output ports they allow for the simplification of complex
10

networks. The response and incident ports are denoted in the notation 𝑆𝑖𝑗 . Where the 𝑖 indicates
the response port and j the incident port. Thus 𝑆12 is the response at port 1 due to port 2.
At low frequencies, the usual way to obtain two-port characterizations is to use open or
short-circuit conditions to set incident signals that are not of interest to zero. In the case of Sparameters, the signals of interest are commonly at higher frequencies where proper shorts or
opens are hard to make. This is why, for these two-port parameters, the lines are terminated in
their characteristic impedances when wanting to set incident signals to zero.

a1
b1

Two-Port
Network

a2
b2

Fig. 3.2 Incident and reflected waves on a two-port network
It can be seen from Fig. 3.2 that the variable a1 represents the signal traveling into port 1.
Likewise, b2 represents the signal traveling out of port 2. If the signals traveling out of a port are
a result of both signals traveling into their respective ports, the signals coming out can be written
as
𝑏1 = 𝑆11 𝑎1 + 𝑆12 𝑎2

(3.1)

𝑏2 = 𝑆21 𝑎1 + 𝑆22 𝑎2

(3.2)

Thus to easily obtain the 𝑆11 and 𝑆21 parameters, port 2 should be terminated with an impedance
load equal to the characteristic impedance 𝑍0 of the wave propagation medium [8]. This will
cause 𝑎2 to be zero. The same can be done with port 1 to set 𝑎1 to zero. This gives the four Sparameters for a two-port network as
11

𝑆11 =

𝑏1
𝑎1

(3.3)

𝑆21 =

𝑏2
𝑎1

(3.4)

𝑆22 =

𝑏2
𝑎2

(3.5)

𝑆12 =

𝑏1
𝑎2

(3.6)

From the expressions for the S-parameters, 𝑆11 and 𝑆22 are known as the input and output
reflection coefficients, respectively. They indicate how well the input and output impedances of
the circuit match with those of the source and load. The smaller the values, the less the reflective
energy will be. If the 𝑆11 is very small it would mean that most of the incident power at the input
port is transferred to the circuit. Likewise, if the 𝑆22 is very small it means most of the power at
the output is transferred to the load. 𝑆21 is known as the forward voltage gain and 𝑆12 as the
reverse voltage gain. In amplifier design a higher 𝑆21 is desirable. A low 𝑆12 is also preferable to
keep the input isolated from the output.
It is worth noting exactly what kind of signals are being described by these parameters.
From Fig. 3.2, the variables 𝑎𝑖 and 𝑏𝑖 represent normalized voltage waves which are also known
as power waves. These power waves can be expressed as
𝑎1 =

𝑏1 =

𝑎2 =

𝑉𝑖1
√𝑍0

(3.7)

𝑉𝑟1
√𝑍0

(3.8)

𝑉𝑖2
√𝑍0
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(3.9)

𝑏2 =

𝑉𝑟2
√𝑍0

(3.10)

Where 𝑉𝑖1 , and 𝑉𝑖2 are the incident voltage waves at port 1 and 2 respectively, and 𝑉𝑟1 and 𝑉𝑟2
are the reflected waves at port 1 and 2 respectively [9]. It is common to normalize the voltage
waves using the characteristic impedance 𝑍0 because the power relations can be easily obtained
simply by squaring the S-parameters as shown below.
|𝑏1 |2
|
|𝑎1 |2 𝑎

=

𝑅𝑒𝑓𝑙𝑒𝑐𝑡𝑒𝑑 𝑝𝑜𝑤𝑒𝑟 𝑎𝑡 𝑝𝑜𝑟𝑡 1
𝐼𝑛𝑐𝑖𝑑𝑒𝑛𝑡 𝑝𝑜𝑤𝑒𝑟 𝑎𝑡 𝑝𝑜𝑟𝑡 1

(3.11)

|𝑏1 |2
=
|
|𝑎2 |2 𝑎

=

𝑅𝑒𝑓𝑙𝑒𝑐𝑡𝑒𝑑 𝑝𝑜𝑤𝑒𝑟 𝑎𝑡 𝑝𝑜𝑟𝑡 1
𝐼𝑛𝑐𝑖𝑑𝑒𝑛𝑡 𝑝𝑜𝑤𝑒𝑟 𝑎𝑡 𝑝𝑜𝑟𝑡 2

(3.12)

|𝑏2 |2
|
|𝑎1 |2 𝑎

=

𝑅𝑒𝑓𝑙𝑒𝑐𝑡𝑒𝑑 𝑝𝑜𝑤𝑒𝑟 𝑎𝑡 𝑝𝑜𝑟𝑡 2
𝐼𝑛𝑐𝑖𝑑𝑒𝑛𝑡 𝑝𝑜𝑤𝑒𝑟 𝑎𝑡 𝑝𝑜𝑟𝑡 1

(3.13)

|𝑏1 |2
=
|
|𝑎2 |2 𝑎

=

𝑅𝑒𝑓𝑙𝑒𝑐𝑡𝑒𝑑 𝑝𝑜𝑤𝑒𝑟 𝑎𝑡 𝑝𝑜𝑟𝑡 2
𝐼𝑛𝑐𝑖𝑑𝑒𝑛𝑡 𝑝𝑜𝑤𝑒𝑟 𝑎𝑡 𝑝𝑜𝑟𝑡 2

(3.14)

|𝑆11 |2 =

2 =0

|𝑆12

|2

1 =0

|𝑆21 |2 =

2 =0

|𝑆22

|2

1 =0

3.2

Types of Power Gain
Due to the quality of impedance matches, the power gain can be defined in multiple

ways. The simplest is the basic power gain that comes to mind, which is the ratio of the power
actually delivered to a load to the power actually received at the input. This is called the
operating power gain, commonly denoted by 𝐺𝑃 . Available power gain, 𝐺𝐴 , is the ratio of the
power available to be delivered to a load to the power available from the source. The distinctions
between available and actual come from the fact that perhaps not all the power will be
transferred at the ports. The transducer power gain, 𝐺𝑇 , is the ratio of the power actually

13

delivered to a load to the power available at the source. This is the same definition for the Sparameter S21 when both the source and load impedances are equal and expressed in dB.
If the input impedance is the complex conjugate of the source impedance the available
input power will be the actual power delivered. Therefore, the transducer gain will equal the
operating power gain. Similarly when the load impedance is also matched to the output
impedance, the available power gain, transducer gain, and operating gain will all be equal.
During the simulation, comparisons can be made among these types to examine the quality of the
port matching.
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CHAPTER 4 – LOW NOISE AMPLIFIER TOPOLOGIES
In designing an LNA there are several goals to aim for. The major ones include
minimizing noise figure, providing a good gain, maximizing power transfer from the source, and
keeping power consumption reasonable. Juggling all of these can be very complicated but a good
strategy is to start by looking at topologies that will provide a maximum power transfer and also
keep noise low. As discussed in Chapter 3, input matching to the source impedance is important
for maximum power transfer. In this case, the source is a 50 Ω antenna therefore a 50 Ω input
impedance is needed. To keep noise low, the use of physical resistors should be avoided, due to
thermal noise. Keeping this in mind, several basic common source amplifier topologies will be
looked at.
4.1

CS Stage with Shunt Resistor
An easy way to achieve the desired input match is by simply putting a 50 Ω shunt resistor

at the input of the MOSFET as shown in Fig. 4.1. Because it is a physical resistor, it is a poor
choice due to the thermal noise added. Furthermore, it will cause voltage attenuation at the gate
since it is acting as a resistor divider.

Fig. 4.1 Common-source stage with a shunt resistor match
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4.2

CS Stage with Feedback Resistor
To overcome the signal attenuation, a feedback resistor can be used to provide the input

match as shown in Fig. 4.2. The problem with this solution is that some thermal noise is still
added. Typical noise figures easily exceed 3 dB [6].

Fig. 4.2 Common-source stage with resistive feedback
4.3

CS Stage with Degenerative Inductive Feedback
The main issue thus far is unwanted thermal noise from a physical resistor. To solve this,

the transit time effects of the charges in the channel can be enhanced. Departing from the ideal
capacitive lag between gate voltage and channel current introduces a resistive component in the
input impedance. By introducing an inductor at the source node, the current flow lag with respect
to the applied gate voltage can be controlled. This method is known as inductive source
degeneration and is shown in Fig. 4.3.

Fig. 4.3 Common-source stage with inductive source degeneration
16

The resistive component can be expressed by obtaining the input impedance of a simple
small-signal model of Fig. 4.3, which is shown in Fig. 4.4. It is important to note that this
simplified model only contains a transconductance and a gate to source capacitance.

Fig. 4.4 Small signal model of CS stage with inductive source degeneration
First, if the current through the capacitance 𝐶𝑔𝑠 is simply the input current and denoted as
𝑖𝑖𝑛 then the current through the inductor can be expressed as
𝑖𝐿𝑠 = 𝑔𝑚 𝑣𝑔𝑠 + 𝑖𝑖𝑛

(4.1)

The input voltage is directly connected to the gate in this case, which makes 𝑣𝑖𝑛 = 𝑣𝑔 . Since 𝑖𝐿𝑠
can also be expressed as
𝑖 𝐿𝑠 =

𝑣𝑖𝑛 − 𝑣𝑔𝑠
𝑠𝐿𝑠

(4.2)

the two above equations can be equated and rearranged to express 𝑣𝑖𝑛 as
𝑣𝑖𝑛 = 𝑖𝑖𝑛 𝑠𝐿𝑠 + 𝑣𝑔𝑠 (1 + 𝑔𝑚 𝑠𝐿𝑠 )

(4.3)

Also, 𝑣𝑔𝑠 can be given as
𝑣𝑔𝑠 =

𝑖𝑖𝑛
𝑠𝐶𝑔𝑠

Substituting (4.4) into (4.3) gives
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(4.4)

𝑣𝑖𝑛 = 𝑖𝑖𝑛 𝑠𝐿𝑠 +

(1 + 𝑔𝑚 𝑠𝐿𝑠 )𝑖𝑖𝑛
𝑠𝐶𝑔𝑠

(4.5)

Finally the input impedance 𝑍𝑖𝑛 can be written as
𝑍𝑖𝑛 =

𝑣𝑖𝑛
1
𝑔𝑚 𝐿𝑠
1
= 𝑠𝐿𝑠 +
+
≈ 𝑠𝐿𝑠 +
+ 𝜔 𝑇 𝐿𝑠
𝑖𝑖𝑛
𝑠𝐶𝑔𝑠
𝐶𝑔𝑠
𝑠𝐶𝑔𝑠

(4.6)

This expression shows that the input impedance can be viewed as a simple series RLC network.
The resistive term shows up as

𝑔𝑚 𝐿𝑠
𝐶𝑔𝑠

. This is attractive for input matching because the term is not

actually made up of a physical resistor and thus does not add the unwanted thermal noise.
Furthermore, the input impedance is only purely resistive at the resonant frequency where the
inductive and capacitive components cancel each other out. This is a good thing for narrowband
LNAs. The problem is when the frequency is fixed and an extra degree of freedom is needed to
set the resonant frequency. This is where another inductor 𝐿𝑔 is added at the input as shown in
Fig. 4.5. The small-signal model shown in Fig. 4.6 can be used to find the new input impedance.

Fig. 4.5 Narrowband common-source stage with inductive source degeneration
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Fig. 4.6 Small signal model of narrowband CS stage with inductive source degeneration
By inserting 𝐿𝑔 , the input voltage is no longer simply 𝑣𝑔 and the current through 𝐿𝑠 is
modified as
𝑖 𝐿𝑠 =

𝑣𝑖𝑛 − 𝑣𝐿𝑔 − 𝑣𝑔𝑠

(4.7)

𝑠𝐿𝑠

As before, equating (4.1) with (4.7) and solving for 𝑣𝑖𝑛 gives
𝑣𝑖𝑛 = 𝑖𝑖𝑛 𝑠𝐿𝑠 + (1 + 𝑔𝑚 𝑠𝐿𝑠 )𝑣𝑔𝑠 + 𝑣𝐿𝑔
𝑖𝑖𝑛
+ 𝑖𝑖𝑛 𝑠𝐿𝑔
𝑠𝐶𝑔𝑠

(4.8)

𝑣𝑖𝑛
1
= 𝑠(𝐿𝑠 + 𝐿𝑔 ) +
+ 𝜔 𝑇 𝐿𝑠
𝑖𝑖𝑛
𝑠𝐶𝑔𝑠

(4.9)

= 𝑖𝑖𝑛 𝑠𝐿𝑠 + (1 + 𝑔𝑚 𝑠𝐿𝑠 )
Finally, the input impedance is expressed as
𝑍𝑖𝑛 =

The additional inductor at the gate can now be used to set the resonant frequency at the input and
tune out the capacitance, while the inductor at the source is used to set the input match. By
equating the first two terms of (4.9) to zero, the expression for 𝐿𝑔 can be given as
𝐿𝑔 =

1
− 𝐿𝑠
(2𝜋𝑓)2 𝐶𝑔𝑠
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(4.10)

4.4

Cascode CS Stage with Degenerative Inductive Feedback and Inductive Load

Fig. 4.7 Cascode CS stage with degenerative inductance and a load inductor
The use of inductive source degeneration can be expanded upon by adding a cascode
transistor at the output followed by an inductive load. An output inductor serves to provide gain
without being limited by the supply voltage. This can be seen by expressing the voltage gain of a
single CS transistor as
𝐴𝑣 = 𝑔𝑚 𝑅𝐷 =

2𝐼𝐷
𝑉𝑅𝐷
2𝑉𝑅𝐷
=
𝑉𝐺𝑆 − 𝑉𝑇𝐻 𝐼𝐷
𝑉𝐺𝑆 − 𝑉𝑇𝐻

(4.11)

Where 𝑉𝑅𝐷 is the voltage drop across the resistor 𝑅𝐷 . This results in higher supply voltages since
enough headroom must be created to provide sufficient gain. To overcome this issue an inductor
𝐿𝐷 is used at the output. Smaller supply voltages can now be afforded since the dc voltage drop
is very small. The load can also be resonated with capacitances at the output to operate at higher
frequencies.
A separate issue arises when using an inductive load. A negative resistance can appear at
frequencies other than resonance due to the gate-drain overlap capacitance [6]. This can make
the amplifier unstable. For this reason, a cascode transistor is added to provide isolation. Moving
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forward, the design will be based on this cascode common source stage with inductive
degeneration and an inductive load.
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CHAPTER 5 – LOW NOISE AMPLIFIER DESIGN STRATEGY
A strategy to balance tradeoffs is often necessary since the conditions that minimize noise
figure will most likely differ from those that maximize power gain. Also, to achieve the
minimum noise figure an impractically high power consumption is required. Therefore, when
designing the LNA the goal will be to express the minimum noise achievable in terms of power
consumption. This will provide a method to balance gain, noise figure, and power. To start with,
the four classical two-port noise parameters necessary to fully describe the noise model will be
found for a MOSFET. Those parameters will then be used to express the minimum noise figure
in terms of power. Finally, this will lead to an expression for an optimal transistor width. The
derivations shown are obtained from Thomas H. Lee’s The Design of CMOS Radio-Frequency
Integrated Circuits [5].
5.1

Classical Two-Port MOSFET Noise Parameters
As mentioned previously, a two-port circuit’s noise factor can be obtained once its four

noise parameters, 𝐺𝑢 , 𝐺𝑐 , 𝐵𝑐 , and 𝑅𝑛 , have been established. According to the classical two-port
noise model shown in Section 2.3, the noise sources within the circuit can be extracted to the
input port. To obtain the parameters for a MOSFET, the two noise sources are first reflected back
to the input as one voltage and one current source. As previously mentioned, the MOSFET noise
model contains two sources. These sources, which are the mean-square drain current noise and
gate current noise, are repeated below
2
𝑖𝑛𝑑
= 4𝑘𝑇𝛾𝑔𝑑0 Δ𝑓

(5.1)

2 = 4𝑘𝑇𝛿𝑔 Δ𝑓
𝑖𝑛𝑔
𝑔

(5.2)

where 𝑔𝑔 is expressed as
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2
𝜔2 𝐶𝑔𝑠
𝑔𝑔 =
5𝑔𝑑0

(5.3)

Since both the gain and drain noise current sources come from the same source, being thermal
noise, the implication is that these values are correlated. The correlation factor 𝑐 is defined
below.
∗
𝑖𝑛𝑔 𝑖𝑛𝑑

𝑐≡

(5.4)

2 ⋅ 𝑖2
√𝑖𝑛𝑔
𝑛𝑑

For long channel devices, the theoretical value of 𝑐 is 0.395𝑗 [4], the sign of which is flipped
when the direction for the gate noise is from the source to gate, causing its value to be −0.395𝑗
[5]. For simplicity, this value is the one which will be used moving forward even though it is the
theoretical long-channel value.
The induced gate current noise is already at the input, therefore it can be left as is. As for
the drain current noise, it is reflected back to the input as a voltage and current. The noise voltage
generator is responsible for the output noise when the input is short-circuited. Its value is given
by reflecting the drain current noise back to the input as a noise voltage and simply using 𝑔𝑚 to
express their relationship as such
𝑒𝑛2 =

2
𝑖𝑛𝑑

𝑔𝑚

=

4𝑘𝑇𝛾𝑔𝑑0 Δ𝑓
2
𝑔𝑚

.

(5.5)

Since one of the four noise parameters, 𝑅𝑛 can be thought of as the source of the thermal noise
from the voltage generator it can be expressed as
𝑒2

𝑛
𝑅𝑛 = 4𝑘𝑇Δ𝑓
.

Substituting (5.5) into (5.6) gives
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(5.6)

𝑅𝑛 =

𝛾𝑔𝑑0
𝛾
=
2
𝑔𝑚
𝛼𝑔𝑚

(5.7)

where
𝑔

𝛼 = 𝑔𝑚 .
𝑑0

(5.8)

The relationship of noise performance to bias current can be easily seen here. Since bias current
is directly related to 𝑔𝑚 it will also affect 𝑅𝑛 . Since the second term in the noise factor from
(2.18) is proportional to 𝑅𝑛 , the current will have an inverse effect on noise.
This noise voltage generator on its own does not complete the reflected drain current
noise modeling. Since a drain current noise at the output still exists when the input is opencircuited and the induced gate current noise is disregarded, the reflected drain current noise at the
input must also be present as a noise current generator. If the drain current noise is divided by the
transconductance and then multiplied by the input admittance, the equivalent input current noise
is obtained. This gives the complete model of 𝑖𝑛𝑑 .
2

𝑖𝑛1

2
𝑖𝑛𝑑
(𝑗𝜔𝐶𝑔𝑠 )
2
=
= 𝑒𝑛2 (𝑗𝜔𝐶𝑔𝑠 )
2
𝑔𝑚

(5.9)

The total input current noise would then be the sum of the induced gate current noise that was
already at the input and the reflected drain noise current from (5.9). Fig. 5.1 shows the classical
two-port noise model for a MOSFET according to the derivation.
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Fig. 5.1 Classical two-port noise model for a MOSFET
The next step is to obtain the correlation admittance 𝑌𝑐 among the total current sources
and the voltage source. The induced gate noise can be seen as the sum of one term that is fully
correlated with the drain current noise, 𝑖𝑛𝑔𝑐 , and another that is fully uncorrelated, 𝑖𝑛𝑔𝑢 . Since
𝑖𝑛1 is fully correlated with 𝑒𝑛 , the expression for the correlation admittance can be written as
𝑌𝑐 =

𝑖𝑛1 + 𝑖𝑛𝑔𝑐
𝑖𝑛𝑔𝑐
𝑖𝑛𝑔𝑐
= 𝑗𝜔𝐶𝑔𝑠 +
= 𝑗𝜔𝐶𝑔𝑠 + 𝑔𝑚
𝑒𝑛
𝑒𝑛
𝑖𝑛𝑑

(5.10)

The goal is now to express the correlation admittance using the correlation coefficient, 𝑐.
To do so, the numerator and denominator of the last term are multiplied by the conjugate of the
drain noise current and then each is averaged as such
𝑔𝑚

𝑖𝑛𝑔𝑐
𝑖𝑛𝑑

= 𝑔𝑚

∗
𝑖𝑛𝑔𝑐 𝑖𝑛𝑑
∗
𝑖𝑛𝑑 𝑖𝑛𝑑

= 𝑔𝑚

∗
𝑖𝑛𝑔𝑐 𝑖𝑛𝑑
2
𝑖𝑛𝑑

= 𝑔𝑚

∗
𝑖𝑛𝑔 𝑖𝑛𝑑
2
𝑖𝑛𝑑

.

(5.11)

The last substitution of the correlated portion of induced gate current noise, 𝑖𝑛𝑔𝑐 , with the full
gate current noise, 𝑖𝑛𝑔 , is made because the uncorrelated portion would contribute nothing to the
cross-correlation term. The correlation admittance can then be expressed as

𝑌𝑐 = 𝑗𝜔𝐶𝑔𝑠 + 𝑔𝑚

∗
𝑖𝑛𝑔 𝑖𝑛𝑑
2
𝑖𝑛𝑑

= 𝑗𝜔𝐶𝑔𝑠 + 𝑔𝑚

25

∗
𝑖𝑛𝑔 𝑖𝑛𝑑

√𝑖 2 √𝑖 2
𝑛𝑑 𝑛𝑑

𝑖2

√ 𝑛𝑔
2
𝑖𝑛𝑔

= 𝑗𝜔𝐶𝑔𝑠 + 𝑔𝑚

𝑖2

∗
𝑖𝑛𝑔 𝑖𝑛𝑑
2 ⋅𝑖 2
√𝑖𝑛𝑔
𝑛𝑑

√ 𝑛𝑔
.
2

(5.12)

𝑖𝑛𝑑

The correlation coefficient, 𝑐, from (5.4), can then be substituted, as well as the mean-square
drain and gate current noise expressions from (5.1) and (5.2).
𝛿𝑔𝑔
𝛾𝑔𝑑0

(5.13)

2
𝛿𝜔 2 𝐶𝑔𝑠
𝑔𝑚
𝛿
2 = 𝑗𝜔𝐶𝑔𝑠 + 𝑔 𝑐√5𝛾 𝜔𝐶𝑔𝑠
5𝛾𝑔𝑑0
𝑑0

(5.14)

𝑌𝑐 = 𝑗𝜔𝐶𝑔𝑠 + 𝑔𝑚 𝑐√
Further substitution of 𝑔𝑔 from (5.3) leads to

𝑌𝑐 = 𝑗𝜔𝐶𝑔𝑠 + 𝑔𝑚 𝑐√

Once the minus sign and the imaginary part of 𝑐 is extracted and its absolute value is left, the
expression for the correlation admittance is
𝑔

𝛿

𝛿

𝑌𝑐 = 𝑗𝜔𝐶𝑔𝑠 (1 − 𝑔 𝑚 |𝑐|√5𝛾) = 𝑗𝜔𝐶𝑔𝑠 (1 − 𝛼|𝑐|√5𝛾) .
𝑑0

(5.15)

It is apparent that the correlation admittance is purely imaginary, which leaves the parameter 𝐺𝑐
as zero. This is a result of ignoring any resistive noise at the input from the resistive gate
material. It is also evident that power transfer cannot be maximized while simultaneously
minimizing the noise figure. This is because 𝑌𝑐 is not simply 𝐶𝑔𝑠 but rather a multiple of it. This
leaves one more noise parameter to derive from the two-port model, 𝐺𝑢 .
By definition, the correlation coefficient can be used to express the total induced gate
noise current as the sum of the correlated and uncorrelated portions.
2

2
2
2 = (𝑖
𝑖𝑛𝑔
𝑛𝑔𝑐 + 𝑖𝑛𝑔𝑢 ) = 4𝑘𝑇Δ𝑓𝑔𝑔 |𝑐| + 4𝑘𝑇Δ𝑓𝑔𝑔 (1 − |𝑐| )

Since 𝐺𝑢 is seen as the conductance that produces the noise 𝑖𝑢2 , it can be expressed as
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(5.16)

𝐺𝑢 =

𝑖𝑢2
4𝑘𝑇Δ𝑓

(5.17)

The only uncorrelated input noise current comes from the second term in (5.16). Therefore, it can
be substituted into the numerator in (5.17). This gives the parameter 𝐺𝑢 as
2 (1
4𝑘𝑇Δ𝑓𝛿𝑔𝑔 (1 − |𝑐|2 ) 𝛿𝜔2 𝐶𝑔𝑠
− |𝑐|2 )
𝐺𝑢 =
=
4𝑘𝑇Δ𝑓
5𝑔𝑑0

(5.18)

Table 5.1 Two-port MOSFET noise parameters
Parameter

Expression

𝑅𝑛

𝛾
𝛼𝑔𝑚

𝐺𝑐

0

𝜔𝐶𝑔𝑠 (1 − 𝛼|𝑐|√

𝐵𝑐

𝛿
)
5𝛾

2 (1
𝛿𝜔2 𝐶𝑔𝑠
− |𝑐|2 )
5𝑔𝑑0

𝐺𝑢

Table 5.1 summarizes the four parameters for the MOSFET. Having them, the optimum
source impedance, as well as the minimum noise figure, can be determined. The optimum source
susceptance is obtained using (2.15) and is shown below.

𝐵𝑜𝑝𝑡 = −𝐵𝑐 = −𝜔𝐶𝑔𝑠 (1 − 𝛼|𝑐|√

The optimum source conductance is obtained using (2.16).
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𝛿
)
5𝛾

(5.19)

𝐺𝑜𝑝𝑡 = √

2 𝜔 2 𝐶 2 (1 − |𝑐|2 )
𝛿𝑔𝑚
𝐺𝑢
𝑔𝑠
+ 𝐺𝑐2 = √
2
𝑅𝑛
5𝑔𝑑0
𝛾

= 𝛼𝜔𝐶𝑔𝑠 √

𝛿
(1 − |𝑐|2 )
5𝛾

(5.20)

Finally, the minimum noise factor achievable can be expressed using (2.17).

𝐹𝑚𝑖𝑛 = 1 + 2𝑅𝑛 [√

𝐺𝑢
2 𝜔
√𝛾𝛿(1 − |𝑐|2 )
+ 𝐺𝑐2 + 𝐺𝑐 ] ≈ 1 +
𝑅𝑛
5 𝜔𝑇

(5.21)

The issue with simply following the noise matching requirements is that it does not take
into account power. Being conservative with estimates for noise still leads to impractically high
power requirements if one wants to achieve the minimum noise factor for a fixed source
impedance. The requirements come from a necessarily high 𝐶𝑔𝑠 , when 𝐺𝑜𝑝𝑡 comes from a 50 Ω
source impedance. Since it will be the case that the source conductance is fixed, 𝐶𝑔𝑠 must be set
to around 4 pF to make it the optimum value [5]. If device capacitance is roughly 1 pF per
millimeter, a 4mm wide device would be needed to achieve the minimum noise factor. This
unrealistically large device would also require a large amount of current. Usually a bias current
greater than 100 mA. Therefore it is beneficial to express the noise factor in terms of a specified
power and optimize for it.
5.2

Optimizing Noise Under a Fixed Power Consumption
Beginning with the general expression of the noise factor, the goal will be to rewrite the

expression in terms of power dissipation variables. The power terms that make up the expression
will then be treated as constants when finding the minimum noise figure. The expression will be
differentiated with respect to another variable which is related to gain. Afterward, a noise
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optimizing width for the amplifying transistor can be obtained based on the fixed power
consumption.
The general noise factor expression from Chapter 2 is given as:
𝐹 = 𝐹𝑚𝑖𝑛 +

𝑅𝑛
2
2
[(𝐺𝑠 − 𝐺𝑜𝑝𝑡 ) + (𝐵𝑠 − 𝐵𝑜𝑝𝑡 ) ]
𝐺𝑠

(5.22)

To simplify things, the source susceptance 𝐵𝑠 is assumed to be selected near to 𝐵𝑜𝑝𝑡 to establish
the second term in brackets as zero. Doing so means this method will sacrifice a noise match in
favor of a power match at the input. This is because 𝐵𝑜𝑝𝑡 from (5.19) is not exactly the
considered input capacitance of 𝐶𝑔𝑠 . Rather, it is a multiple of it. Hence 𝐵𝑠 is not set as a noise
match but will still be close to it. The expression for noise factor is then reduced to
𝐹 = 𝐹𝑚𝑖𝑛 +

𝑅𝑛
2
[(𝐺𝑠 − 𝐺𝑜𝑝𝑡 ) ]
𝐺𝑠

(5.23)

For clarity, the conductances are expressed in terms of dimensionless quality factors. The
expression for 𝐺𝑜𝑝𝑡 from (5.20) can be rearranged and written as
𝐺𝑜𝑝𝑡
𝛿
= 𝛼√ (1 − |𝑐|2 ) = 𝑄𝑜𝑝𝑡
𝜔𝐶𝑔𝑠
5𝛾

(5.24)

The same can be done for 𝐺𝑠
𝑄𝑠 =

𝐺𝑠
1
=
𝜔𝐶𝑔𝑠 𝜔𝐶𝑔𝑠 𝑅𝑠

Using the expression for 𝑅𝑛 from (5.7) and expressing 𝐺𝑜𝑝𝑡 and 𝐺𝑠 in terms of the quality
factors, the noise factor is rewritten as
𝐹 = 𝐹𝑚𝑖𝑛 +
= 𝐹𝑚𝑖𝑛 +

𝛾
2
[(𝑄𝑠 𝜔𝐶𝑔𝑠 − 𝑄𝑜𝑝𝑡 𝜔𝐶𝑔𝑠 ) ]
𝛼𝑔𝑚 𝑄𝑠 𝜔𝐶𝑔𝑠
𝛾
2
𝜔𝐶 [𝑄 2 − 2𝑄𝑠 𝑄𝑜𝑝𝑡 + 𝑄𝑜𝑝𝑡
]
𝛼𝑔𝑚 𝑄𝑠 𝑔𝑠 𝑠
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(5.25)

2
𝛾𝑄𝑠 𝜔𝐶𝑔𝑠
𝑄𝑜𝑝𝑡 𝑄𝑜𝑝𝑡
= 𝐹𝑚𝑖𝑛 +
[1 − 2
+ 2]
𝛼𝑔𝑚
𝑄𝑠
𝑄𝑠

= 𝐹𝑚𝑖𝑛 +

𝛾𝑄𝑠 𝜔𝐶𝑔𝑠
𝑄𝑜𝑝𝑡
[1 −
]
𝛼𝑔𝑚
𝑄𝑠

(5.26)

Next, expressions for 𝑄𝑠 , 𝛼, and 𝑔𝑚 are found in terms of power. A typical expression for
𝐶𝑔𝑠 is given as
2
𝐶𝑔𝑠 = 𝐶𝑜𝑥 𝑊𝐿
3

(5.27)

Since 𝑄𝑠 is a function of 𝐶𝑔𝑠 it can be expressed as
𝑄𝑠 =

1
2
𝜔 3 𝐶𝑜𝑥 𝑊𝐿𝑅𝑠

(5.28)

where 𝐶𝑜𝑥 is the gate oxide capacitance per unit area. It is also known that the expression for
drain current is
𝜌2
𝐼𝐷 = 𝑊𝐿𝐶𝑜𝑥 𝑣𝑠𝑎𝑡 𝐸𝑠𝑎𝑡
1+𝜌

(5.29)

where
𝜌=

𝑉𝑔𝑠 − 𝑉𝑡
𝑉𝑜𝑑
=
𝐿𝐸𝑠𝑎𝑡
𝐿𝐸𝑠𝑎𝑡

(5.30)

and
𝑣𝑠𝑎𝑡 =

𝜇𝑛
𝐸
2 𝑠𝑎𝑡

(5.31)

If the width 𝑊 is solved for and substituted into (5.28), 𝑄𝑠 can be written as
𝑄𝑠 =

2
𝜔3

1
𝐼𝐷

𝜌2
𝑣𝑠𝑎𝑡 𝐸𝑠𝑎𝑡 1 + 𝜌

3 𝑣𝑠𝑎𝑡 𝐸𝑠𝑎𝑡 𝜌2 1
=
𝑅𝑠 2 𝜔𝑅𝑠 1 + 𝜌 𝐼𝐷
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(5.32)

In the above expressions 𝑣𝑠𝑎𝑡 is the saturation velocity and 𝐸𝑠𝑎𝑡 is the velocity saturation
field strength. The drain current can also be expressed as a function of power dissipation and
supply voltage
𝑃𝐷
𝑉𝐷𝐷

(5.33)

3 𝑣𝑠𝑎𝑡 𝐸𝑠𝑎𝑡 𝜌2 𝑉𝐷𝐷 𝑃0 𝜌2
=
2 𝜔𝑅𝑠 1 + 𝜌 𝑃𝐷
𝑃𝐷 1 + 𝜌

(5.34)

3 𝑉𝐷𝐷 𝑣𝑠𝑎𝑡 𝐸𝑠𝑎𝑡
2
𝜔𝑅𝑠

(5.35)

𝐼𝐷 =
leaving 𝑄𝑠 as
𝑄𝑠 =
where
𝑃0 =

Furthermore, an expression for the transconductance 𝑔𝑚 can be found by differentiating (5.29)
with respect to 𝑉𝑔𝑠 , which gives
𝜌
𝜌
1+
𝑊
2
2 ]𝑔
𝑔𝑚 = [
] [𝜇𝑛 𝐶𝑜𝑥 𝑉𝑜𝑑 ] = [
(1 + 𝜌)2
(1
𝐿
+ 𝜌)2 𝑑0
1+

This not only gives the expression for 𝑔𝑚 but also 𝛼 since 𝑔𝑑0 = 𝜇𝑛 𝐶𝑜𝑥

𝑊
𝐿

(5.36)
𝑔

𝑉𝑜𝑑 and 𝛼 = 𝑔 𝑚 ,
𝑑0

giving

𝛼=[

𝜌
1+2
(1 + 𝜌)2

]

(5.37)

To simplify things, 𝜌 ≪ 1 is assumed to be true, which is the case for circuits not
operating in the high power regime. Using the simplification, and by substituting (5.27), (5.34),
(5.36), (5.37), and (5.24), into (5.26) as well differentiating with respect to 𝜌 and setting the final
expression to zero, the minimum noise figure can be found . The solution is shown below [10].
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𝜌2 ≈

𝑃𝐷
5𝛾
3
𝛿
|𝑐|√ [1 + √1 + 2 (1 + ) ]
|𝑐|
𝑃0
𝛿
5𝛾

(5.38)

Finally, by substituting the approximation of 𝜌2 back into (5.34) the value for 𝑄𝑠 that gives the
power-constrained minimum noise figure is given as
5𝛾
3
𝛿
𝑄𝑠𝑃 = |𝑐|√ [1 + √1 + 2 (1 + )]
|𝑐|
𝛿
5𝛾

(5.39)

To get a general approximation for the value of 𝑄𝑠𝑃 , a few assumptions on the values of the
parameters, 𝑐, 𝛾, and 𝛿 must be made. As mentioned previously, the correlation factor 𝑐 is
assumed to be the theoretical long channel value of 0.395𝑗. As for the gate and drain noise
coefficients 𝛾 and 𝛿, they will be estimated as 2 and 4 respectively, which is triple their long
channel values of 2/3 and 4/3. This way, their increase from the long to short channel case will
be conservatively accounted for. Plugging these values into (5.39) gives
𝑄𝑠𝑝 ≈ 4

(5.40)

Lee states that a more exact analysis gives a value closer to 4.5 [5]. Regardless, the noise figure
is relatively insensitive to 𝑄𝑠𝑝 values on the range from 3.5 to 5.5.
The final goal is to have an expression for the optimal width that gives minimum noise
figure. If the value of 𝑄𝑠𝑝 is taken as 4.5 or 9/2, then from (5.28), the expression for the width of
a device is
𝑊=

3
1
3
2
1
=
=
2 𝜔𝐿𝐶𝑜𝑥 𝑅𝑠 𝑄𝑠𝑝 2 𝜔𝐿𝐶𝑜𝑥 𝑅𝑠 9 3𝜔𝐿𝐶𝑜𝑥 𝑅𝑠

(5.41)

To recap, noise optimization was done for a constant power dissipation. The noise factor
expression from (5.26) was differentiated with respect to 𝜌. Once the optimal width is found for
a specified current, the bias point is set to achieving that current. In Chapter 6 it will be shown
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that 𝜌 is related to the stage transconductance, 𝐺𝑚 , through 𝜔 𝑇 . Therefore, the gain is not able to
be set as a starting point. The design will then start by declaring a power budget and optimizing
for it. In the traditional approach, the source noise is varied to optimize for specific device
characteristics or vice versa. The power-constrained method outlined above takes advantage of
the fact that better performance could be obtained for the same power when compared to the
traditional approach. This is because the noise mismatch degradation can be more than offset by
improvements to 𝜔 𝑇 [10]. The result is a width decrease and an increase in overdrive voltage to
keep the same current but raise the transit frequency.
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CHAPTER 6 – DESIGN AND SIMULATION
As mentioned previously, a common-source amplifier topology with inductive source
degeneration will be used for the design. The schematic including the biasing network is shown
in Fig. 6.1. L1 is the source degenerative inductor previously referred to as 𝐿𝑠 . Together, L2 and
L3 make up the gate inductance for resonance, referred to as 𝐿𝑔 . Here, a cascoding transistor, T2,
is used to provide isolation from the output to the input. Its width is chosen to be equal to that of
the main amplifying transistor T1. The load inductor L4 tunes out the output capacitance at the
drain of T2. Current through the transistor T3 is set by R2, the supply voltage, and T3’s 𝑉𝑔𝑠 . R1
is made sufficiently large at 2 kΩ to be able to neglect its equivalent noise current.

Fig. 6.1 LNA schematic
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6.1

Calculation of Component Values
Table 6.1 Key design specifications
Parameter

Value

S21 (dB)

10 – 20

S12 (dB)

≤ -20

S11 (dB)

≤ -10

NF (dB)

≤ 3.5

Power Dissipation (mW)

≤6

Table 6.1 summarizes the target specifications. The design begins by specifying a 6 mW
power consumption through the amplifying branch. If after simulations the other values were not
able to be met, consideration would have been given to increase the power. A supply voltage of
1.2 V gives a bias current of 5 mA. Therefore (5.41) is used to find the optimal width of T1 that
would give the minimum noise figure for a 5 mA bias current. At an operating frequency of 433
MHz, the value of 𝜔 is about 2.72 Grps. The length 𝐿 is 92 nm which is the technology’s
effective minimum channel length. The source resistance 𝑅𝑠 comes from the antenna which is 50
Ω. Knowing the relative permittivity 𝜀𝑟 to be 4.1 and the gate oxide thickness 𝑡𝑜𝑥 as 3.15 nm, the
gate oxide capacitance 𝐶𝑜𝑥 is calculated as
𝐶𝑜𝑥 =

𝜀0 ∗ 𝜀𝑟 8.854 ∗ 10−12 ∗ 4.1
=
= 11.524 𝑚𝐹/𝑚
𝑡𝑜𝑥
3.15 ∗ 10−9

Having all the values necessary, the optimal width can be calculated as
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(6.1)

𝑊=

=

3 ∗ 2𝜋 ∗ 433 ∗

106

1
3𝜔𝐿𝐶𝑜𝑥 𝑅𝑠

1
∗ 92 ∗ 10−9 ∗ 11.524 ∗ 10−3 ∗ 50
≈ 2,300 𝑢𝑚

(6.2)

(4.6) is used to find the values of the inductors 𝐿𝑠 and 𝐿𝑔 , and is repeated below.
𝑍𝑖𝑛 ≈ 𝑠(𝐿𝑠 + 𝐿𝑔 ) +

1
+ 𝜔 𝑇 𝐿𝑠
𝑠𝐶𝑔𝑠

(6.3)

𝑔

The approximation 𝜔 𝑇 ≈ 𝐶 𝑚 was used to find 𝐿𝑠 at a bias current of 5 mA. In simulation 𝜔 𝑇 was
𝑔𝑠

found to be about 507 Grps. Having 𝜔 𝑇 and the value of the source impedance, 𝐿𝑠 is calculated
as
𝐿𝑠 =

50
50
=
≈ 1 𝑛𝐻
𝜔 𝑇 507 ∗ 109

(6.4)

Using (5.27), the value of 𝐶𝑔𝑠 comes to about 1.63 pF. The value of the inductor 𝐿𝑔 is then
calculated using (4.10), to give 𝐿𝑔 ≈ 80 nH. Due to technology limitations, two inductors in
series were necessary to make up the total inductance.
The overall voltage gain can be found by finding the overall stage transconductance, 𝐺𝑚 .
At resonance, the voltage at the gate of the common source transistor can be found by
multiplying the input voltage by the input quality factor 𝑄𝑖𝑛 . The overall stage transconductance
is then the device transconductance multiplied by 𝑄𝑖𝑛 .
𝐺𝑚 = 𝑔𝑚1 𝑄𝑖𝑛 =

𝜔 𝑇 𝐶𝑔𝑠
𝜔𝑇
=
𝜔𝐶𝑔𝑠 (𝑅𝑠 + 𝜔 𝑇 𝐿𝑠 ) 2𝜔𝑅𝑠

Since the overall gain can be given as 𝐺𝑚 𝑅𝑜𝑢𝑡 and 𝑅𝑜𝑢𝑡 can be estimated by the output
inductor’s equivalent resistance, the voltage gain can be given as
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(6.5)

𝐴𝑣 =

𝑅𝑑
2𝜔𝐿𝑠

(6.6)

Now, the output inductor needs to only be set to tune out the output capacitance at resonance.
Even with 𝑅𝑑 relatively small, the gain will still be sufficient. It may even be the case that the
gain is too high. If so a resistor could be placed parallel to the inductor 𝐿𝑑 to lower the output
resistance. Using simulation, a value of 30 nH was sufficient for 𝐿𝑑 to provide a good S21. Table
6.2 summarizes the calculated component values.
Table 6.2 Calculated component values
Component Parameters

L1

Description
Source degeneration

Values

1 nH

inductance
L2

Gate inductance

40 nH

L3

Gate inductance

40 nH

Common source

2300 m

T1 (W)

transistor width
T2 (W)

Cascode transistor width

2300 m

T3 (W)

Bias transistor width

230 m

T1,2,3 (L)

All transistor lengths

120 nm
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6.2

Testbench and Simulation Results
The simulation was performed using Cadence SpectreRF [11]. The component values

arrived at in the previous section were tweaked using an iterative simulation process. The final
values are listed in Table 6.3.
Table 6.3 Final component Values
Component Parameters

Description

Values

L1

Source degeneration inductance

1.609 nH

L2

Gate inductance

38.585 nH

L3

Gate inductance

38.585 nH

L4

Output load inductance

27.371 nH

T1 (W)

Common source transistor width

1900 m

T2 (W)

Cascode transistor width

1900 m

T3 (W)

Bias transistor width

190.08 m

T1,2,3 (L)

All transistor lengths

120 nm

R1, R2

Bias resistors

2.038 k
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Fig. 6.2 Testbench Setup
The testbench, shown in Fig. 6.2, is made up of two 50 Ω ports at the input and output.
Capacitors C1 and C2 are 10 pF DC blocking capacitors and are made external. Load capacitor
C3 models the next stage of roughly 15 fF. The input power is set to -20 dBm at a frequency of
433 MHz. The final power dissipation, including the biasing circuitry, was 6.42 mW. A
summary of the simulation results is shown in Table 6.4. Each parameter is discussed in further
detail below. All simulation results were of the parasitic extraction views from the final layout.
Table 6.4 Simulation results
Parameter

Simulated
Value

NF (dB)

2.85

S11 (dB)

-18.87

S21 (dB)

18.3

S12 (dB)

-37.4

Rollet Stability

3.05

1dB Compression Point (dBm)

-12.41

Total Power Consumption (mW)

6.42
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6.2.1 S-parameters
The S-parameter simulations were ran using an SP analysis, which is the most useful
linear small-signal analysis for LNAs. The frequency was linearly swept from 1 MHz to 1 GHz
with a 0.1 MHz step size. Fig. 6.3 shows the S11, which is an indicator of how well the input is
matched. At 433 MHz, the value is -18.87 dB. Usually, a value of -10 dB is acceptable which
means the input is well matched. From Fig. 6.4, the S21 is 18.3 dB at 433 MHz. This is within the
acceptable range of 10 – 20 dB. The S12, shown in Fig. 6.5, is -37.4 dB at 433 MHz. This is good
enough to effectively isolate the input from the output. The output reflection coefficient is not
shown since it was largely meaningless for the application as the output was not matched to 50 
[12]. This is because the next stage was to a peak detector. For stability, the S22 only needs to be
below zero.

Fig. 6.3 Input reflection coefficient S11
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Fig. 6.4 Forward transmission coefficient S21

Fig. 6.5 Reverse transmission coefficient S12
6.2.2 Comparison of Power Gains
The same analysis was used to obtain the operating, available, and transducer power
gains. A comparison of the three in simulation is useful for analyzing if the power available was
the power delivered. The transducer gain, GT, is the ratio of power delivered to the load to the
power available from the source. The operating power gain, GP, is the ratio of the power
delivered to the load to the power delivered at the input of the device. Since the two are very
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similar at 433 MHz, the input can be said to be well matched. In other words, the available and
actual powers at the input are about the same. The available gain GA indicates that most of the
available power at the output of the device is actually delivered to the load.

Fig. 6.6 Simulated comparison of the operating, available, and transducer power gains
6.2.3 Noise Figure
The noise figure was also simulated by using the small-signal SP analysis. The frequency
is also swept across the 1 MHz to 1 GHz range. Fig. 6.7 shows the actual noise figure, NF dB10,
as well as the minimum noise figure achievable, NFmin dB10. At 433 MHz the actual noise
figure is shown to be 2.85 dB. It can be seen that a compromise between low noise and high gain
is made at the input. The minimum achievable noise figure shown is 1.7 dB at 433 MHz. This
value would be achieved if the source admittance 𝑌𝑠 was set equal to the optimal admittance,
𝑌𝑜𝑝𝑡 . Fortunately, using the power-constrained noise optimization method, the actual noise figure
was able to get close to NFmin by a little over 1 dB.
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Fig. 6.7 Noise figure analysis
6.2.4 Stability
Stability is important for any amplifier. When an amplifier is considered unconditionally
stable it means it is stable for any source and load impedance where the real part is positive. The
Rollet stability factor, k, is the most commonly used measure of stability and is defined as [13]
𝑘=

1 − |𝑆11 |2 − |𝑆22 |2 + |Δ|2
2|𝑆12 𝑆21 |

(6.7)

where
Δ = |𝑆11 𝑆22 − 𝑆12 𝑆21 | .

(6.8)

For unconditional stability to be achieved it is required that 𝑘 > 1 is met. This is not only desired
for frequencies close to the operating frequency but also for those that are far from it. That is
because unwanted signals with varying frequencies can still be present at the input.
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Fig. 6.8 Maximum available gain vs frequency
For this reason, it is important to observe the stability factor from 0 Hz up to the frequency
where the maximum available gain of the amplifier drops below unity, also known as 𝐺𝑚𝑎𝑥 . Fig.
6.8 shows 𝐺𝑚𝑎𝑥 in decibels plotted as a function of frequency. It can be seen to cross the 0 dB
axis at a frequency of about 2.6 GHz. The k factor shown in Fig. 6.9 was therefore plotted up to
3 GHz. The criteria for unconditional stability is again 𝑘 > 1. This is met for the entire
frequency range of interest. At the operating frequency of 433 MHz, the value is 3.05 and at the
𝐺𝑚𝑎𝑥 frequency it is 11.29. The minimum occurs at roughly 370.5 MHz with a value of 2.96.
The amplifier is therefore considered unconditionally stable.
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Fig. 6.9 Rollet stability factor vs frequency

6.2.5 Linearity
A linear relationship between the output and input is very important for maintaining good
sensitivity and suppressing interferences. One common measure of linearity is called the 1 dB
compression point. As the input power is swept, the gain of the device is tracked until it decreases,
or compresses, by 1 dB. A graphical representation is shown in Fig. 6.10. The input power is
shown on the x-axis with the output power on the y-axis. The ideal gain is extrapolated out and
wherever the actual gain falls below 1 dB of the ideal linear gain is where the 1 dB compression
point is located.

45

Fig. 6.10 Representation of 1 dB compression point [14]
The analysis is made using a large signal periodic steady-state analysis (PSS). The sweep is done
from -40 dBm to 10 dBm. It is common to express the point in terms of the input power that caused
the nonlinearity. From Fig. 6.11, the input referred 1 dB compression point is -12.41 dBm.

Fig. 6.11 Simulated 1 dB compression point
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6.3

Comparison to Similar LNA Designs
To give a sense of the expected performance of the LNA presented here relative to other

work, Table 6.5 shows a comparison among several similar designs. The comparisons include
both simulated and experimental results, with the distinction noted, as well as various
frequencies. From these efforts, the minimum power dissipation is at 2 mW. With this design,
the power level is an improvement compared to the simulations of the work presented here, but
both the noise figure and gain degrade to 3.1 dB and 10 dB, respectively.
The two designs that provide the highest gain are both above 20 dB. Though the noise
figure for both is under 3 dB at about 2.7 dB for each. The power consumption is quite large with
both above 16 mW.
The second entry shows a similar power level to this work at 7.5 mW, with an
improvement in noise figure at 1.25 dB but a degradation of the gain to 13.5 dB.
The first entry does a similar job of balancing the various parameters at a lower power
level of 3.96 mW. The gain in the design is lower at 16 dB. The S11 also is worse at -11.8 dB. By
observing these other works, the LNA designed here can confidently be said to be well balanced
considering the gain, noise figure, and power consumption.
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Table 6.5 Comparing similar LNA designs
Simulation or
Experimenal
[Reference]

S21
(dB)

S12
(dB)

S11
(dB)

NF
(dB)

Pd
(mW)

1 dB
CP
(dBm)

Frequency

Exp. [15]

16

-35.8

-11.8

2.4

3.96

-13

431 MHz

Exp. [16]

13.5

-60

-11

1.25

7.5

-26

433.92 MHz

Sim. [17]

23.9

N/A

-17.9

2.73

16.17

N/A

2.4 GHz

Exp. [18]

10

-20

-10

3.1

2

N/A

2.4 GHz

Exp. [19]

9.5

N/A

N/A

3.5

10

-4

2 GHz

Sim. [20]

23.54

-47.51

-21.18

2.7

16.5

N/A

2.4 GHz

Sim. [This work]

18.3

-37.4

-18.87

2.85

6.42

-12.41

433 MHz
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CHAPTER 7 – LAYOUT CONSIDERATIONS
7.1

Circuit Layout
In RFIC design, the layout of the circuit can have a considerable impact on performance.

Therefore, taking proper care is critical for ensuring a successful design. Trace length is usually
kept short to reduce parasitics along with the need to pay attention impedance control. A rule of
thumb for when trace length should be considered a transmission line is if it exceeds a tenth of
the wavelength. At a frequency of 433 MHz, the wavelength is roughly 692 mm. Any trace in the
layout will be far below one tenth of this length, therefore transmission line effects are not taken
into account.

Fig. 7.1 Full LNA layout
The final layout for the LNA is shown in Fig. 7.1. The inductors take up the majority of
the space and make up the main footprint. These inductors are made as octagonal single planar
spirals. They were selected from other variations due to a high Q and low parasitic capacitance.
The separation between different inductors was made a distance of at least 20% of the larger
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inductor’s diameter. According to the PDK training manual, this helps to keep the mutual
coupling coefficient to less than 0.1. The inductors also contain a ground plane shield made up of
metal to isolate them from substrate noises. They also help prevent induced currents within the
substrate. Most noise issues due to coupling come from the capacitive coupling between
networks. Care is taken to reduce parallel signal traces and keep intersections as perpendicular as
possible.
Reducing resistive parasitics is important for reducing thermal noise. Therefore, it is
important to keep signal traces wide. This is done in the transistors by implementing multiple
gate devices. This helps minimize thermal noise contribution from the gate. Both the common
source transistor and the cascode transistor were divided into 95 fingers with an individual width
of 20 m. Contacting both ends of the device with a metal-to-poly contact ring helps in reducing
the resistance further. Substrate guard rings are used around the devices to provide shielding and
a low impedance return path to ground [21]. The layout for both the common source and cascade
transistors is shown below in Fig. 7.2.

Fig. 7.2 Common source and cascade transistor layout
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7.2

PCB Layout

Fig. 7.3 PCB Layout
The PCB layout is shown in Fig. 7.3. The chip contained various other circuits and
therefore the board was made to include testing for all the circuits. The section outlined in red
contains the LNA components. A 4-layer board patterned as signal, ground, power, and ground
was used. This helps with the RF decoupling of the power supply. A 1 F power supply bypass
capacitor was also placed close to the chip. 50 Ω SMA connectors were used at the input and
output ports of the LNA. Lastly, the RF signal traces on the PCB were treated as transmission
lines and therefore the width was taken into account to match the characteristic impedance to 50
Ω. An illustration of the parameters that make up the characteristic impedance is shown in Fig.
7.4. The parameters w, t CU, and h represent the trace width, trace thickness, and dielectric
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thickness, respectively. With a trace thickness of 18 – 35 m, a dielectric thickness of 110 m,
and a dielectric constant of 4.3, the width required for a 50 Ω characteristic impedance was about
0.19 mm. An attempt was made to keep the signal lines straight but when necessary 45-degree
bends were used.

Fig. 7.4 Microstrip transmission line
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CHAPTER 8 – TEST RESULTS
All tests were done with a 1.2 V supply to the amplifier using a HAMEG HM7044 power
supply. For a more accurate power dissipation measure, a Keithley SourceMeter was used. It
showed a dissipation of 6.3 mW.
8.1

S-parameters
The S-parameters were measured with a Keysight E5061B ENA Vector Network

Analyzer. Before running the test, instead of connecting the board to the input and output cables,
a calibration kit is put in place. After calibration is done, without much movement to the current
cable placements, the kit is replaced with the board. The frequency ranges from 0 – 3 GHz for all
S-parameter measurements.
The S11 is shown in Fig. 8.1 and has a value of -5.3 dB at the operating frequency. This is
outside the goal specification and worse than the expected value. The measured S21 is shown in
Fig. 8.2. At 433 MHz the value is 12.24 dB. This value is within the specified range but worse
than expected. Finally, the S12 is shown in Fig. 8.3. with a value of -32.9 dB at 433 MHz. This is
close to simulation and provides good isolation from output to input.
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Fig. 8.1 Measured input reflection coefficient, S11

Fig. 8.2 Measured forward transmission coefficient, S21
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Fig. 8.3 Measured reverse transmission coefficient, S12
8.2

Noise Figure
The noise figure measurements were made based on the Y-factor method [22]. This

method consists of using a noise source to provide two known levels of input noise to the device
and a power detector. The noise source used was an NC346A model from ValueTronics. For
power detection, a Tektronix MDO4034B-3 mixed oscilloscope with a spectrum analyzer was
used. The equation below can be used to find the noise factor of a system that includes the noise
measurement system as a second stage.
𝐹𝑠𝑦𝑠 =

𝐸𝑁𝑅
𝑌−1

(8.1)

Here ENR is the excess noise ratio and 𝑌 is called the Y-factor. ENR is the ratio, expressed in
dB, of the difference between 𝑇ℎ and 𝑇𝑐 divided by 290 K. The parameters 𝑇ℎ and 𝑇𝑐 are the
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equivalent noise temperatures when the source bias is on and off respectively. The ENR is
expressed below
𝑇ℎ − 𝑇𝑐
)
𝐸𝑁𝑅 = 10 log (
290𝐾

(8.2)

For the noise source used, the ENR near the operating frequency range is 6.8 dB.
With the noise source connected to the device under test (DUT), the Y-factor is given as
the ratio between the output power corresponding to the noise source on and the noise source off.
It is expressed as
𝑌=

𝑁2
𝑁1

(8.3)

where 𝑁2 is the power measured with the noise source on and 𝑁1 with the noise source off. Since
the noise of the measurement system is also included it is important to de-embed it. Recalling
that the noise factor of a system can be written using Friis’ formula and in terms of the noise
factor of the individual stages, the expression for the DUT noise factor can be written as
𝐹1 = 𝐹𝑠𝑦𝑠 −

𝐹2 − 1
𝐺1

(8.4)

𝐹1 is the noise factor of the DUT, 𝐹2 is the noise factor of the measurement device, and 𝐺1 is the
gain of the DUT. To measure the noise factor of the measurement device, the same Y-factor
method is used with the noise source directly connected to the spectrum analyzer.
The results are shown below in Fig. 8.4. At 433 MHz the noise figure is 4.99 dB. The
average value within the displayed range is 3.77 dB. The reason for the increase in the measured
noise figure can be attributed to several factors. The accuracy of the spectrum analyzer can be a
large source of noise figure measurement uncertainty but it is still likely the true measured noise
figure is still higher than the simulated. Possible areas where the noise was unaccounted for are
parasitic bond pads and wires, as well as PCB parasitics. Also, due to the sensitivity of RF
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circuits, external wireless signals can affect the measurement. Isolation from external signals
could have been improved with the use of a faraday cage [23].

Noise Figure
At 433 MHz
4.992332163

Noise Figure (dB)

8
7
6
5
4
3
2
1
0
3.00E+08

3.50E+08

4.00E+08

4.50E+08

5.00E+08

Frequency (Hz)

Fig. 8.4 Measurement of noise figure
8.3

Stability

Fig. 8.5 Measured Rollet stability factor
The measure of stability was done using the S-parameters. With MATLAB’s RF
Toolbox, the Rollet stability factor defined in (6.7), was obtained. Aside from the second
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frequency of 1.9 MHz, the value never goes below 1. This is most likely attributed to start-up
conditions. For all other plot points, it is evident that the amplifier is unconditionally stable
across the frequency range of 0 – 3 GHz. This includes the operating frequency where the value
is 2.81.
8.4

Linearity
For the measurement of the 1 dB compression point, the gain at 433 MHz was measured

across input power. The starting input power was -45 dBm, where the gain was 12.26 dB. This
was used as the reference to check where the gain dropped by 1 dB or went below 11.26 dB. Fig.
8.6 shows the gain vs input power plot. At -5 dBm the gain finally drops by more than 1 dB at
10.73 dB. The input-referred 1 dB compression point is therefore about -5 dBm. This is a better
value than that of the simulated prediction. This is most likely due to the reduced gain of the
amplifier.

Gain vs Input Power
13
-5, 10.73 12

Power Gain (dB)

11
-45, 12.26
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4
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-20

-15

-10

Input Power (dBm)

Fig. 8.6 Measured 1 dB compression point
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-5

0

8.5

Comparison to Simulation and Possible Improvements
Table 8.1 Comparison of simulated and measured results
Parameter

Simulated Value

Measured Value

NF (dB)

2.85

4.9

S11 (dB)

-18.87

-5.3

S21 (dB)

18.3

12.24

S12 (dB)

-37.4

-32.9

Rollet Stability

3.05

2.81

1dB Compression Point (dBm)

-12.41

-5

Power Dissipation (mW)

6.42

6.3

Table 8.1 shows a summary comparing the simulated and measured results. Testing
revealed the amplifier as functional with some metrics performing worse than expected. The S11,
S21, and noise figure are the parameters that would most likely be improved upon given a
redesign. The measured S11 was below the expected results by about 13 dB. The S21 was under
by about 6 dB. Noise figure exceeded the simulations by about 2 dB.
The likely culprit for the S11 and S21 degradation was not accounting for parasitic
inductances included in the degeneration inductor. This could come from the added inductances
in the bond wire or PCB traces. This would affect both the 50 Ω resistive input and the
cancellation of reactances. Fig. 8.7 shows simulation results for the S11 and S21 with some
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additional inductance at the source. Increasing the inductance from 1.6 nH to just 5 nH degraded
the S11 to -8.32 dB and the S21 to 13.85 dB. These values are much closer to the measurements
and the minimum peak for the S11 also shifts to the right much like the measured S11. In the event
of a redesign, the source inductor would most likely be internally removed and made up of the
parasitic inductances. If additional inductance would be needed the amount of area needed on the
PCB would be very small.

Fig. 8.7 Simulated effect on S11 and S21 of a 5 nH source inductance
The integrated gate inductors may also have added unwanted coupling. In the event of a
redesign, consideration would be given to make some of the gate inductance external even if
some more area is needed on the PCB. This would avoid placing two planar inductors side by
side and add flexibility in changing the values.
For the noise figure, measurement uncertainty could have been a factor. This uncertainty
can come from several sources such as impedance mismatch, the excess noise ratio uncertainty,
and receiver measurement variation. The reduction of parasitics in several areas may also
improve noise performance. An increase in the number of gate fingers and a decrease of
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individual widths may reduce the thermal noise from the gate [24]. Finally, as mentioned
previously, a faraday cage could eliminate other unwanted signals in the air.
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CHAPTER 9 – CONCLUSION
The work presented outlined the design and testing of a low noise amplifier operating at
433 MHz. Since low area and power consumption were critical in the end application, the chosen
design method was based on a constrained power optimization. To understand how power
consumption played a role in noise performance, the design started with the generic classical
two-port noise model. The noise model was used to find an expression for the minimum noise
figure. From this, the noise parameters necessary to describe the model were found for a
MOSFET. These parameters were then expressed in terms of power dissipation. Taking into
account a given source impedance, operating frequency, technology, and power dissipation, an
expression for device width was found that would minimize noise figure.
After the width of the device was found, the matching networks were investigated. At the
input, transit time effects within the channel of the device are taken advantage of to vary the real
part of the input impedance. The use of an inductor at the source of the amplifying device
allowed a real 50 Ω impedance at the operating frequency. This meant input matching was
possible without the use of an actual physical resistor that would add thermal noise. An
additional inductance was then added before the gate at the input to provide resonance without
affecting the 50 Ω match. The output inductor was based on sufficiently tuning out a DC
blocking capacitor in series with a gate capacitance from a peak detector. The circuit also
contained a simple self-biasing network.
Simulation using SpectreRF was used to tune each parameter value. This was done to
reach satisfactory values for the S-parameters, noise figure, power dissipation, stability, and
linearity. Care was taken in both the integrated circuit and PCB layout processes to reduce noise
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sources such as coupling and parasitic resistances. The device was fabricated using a SiGe
BiCMOS8HP 130 nm technology from GLOBALFOUNDRIES.
Test results showed a decrease in performance relative to simulations with possible
functionality for the end application. It was shown in simulation that the S11 and S21 parameters
were sensitive to a few extra nH’s of inductance at the source. Better preparation for external
parasitics could improve the design in terms of these parameters. It is strongly believed that for
the same power level, either noise, gain, or both could be improved upon in this technology.
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